Module 1 — Computer Organization

This is the foundation of Operating Systems. Everything else (CPU scheduling, memory management, interrupts, virtual memory, device drivers) depends on understanding how a computer is physically organized.

1. What is Computer Organization?

Computer Organization describes how the hardware components are connected and work together to execute a program. Think of it as the internal blueprint of a computer. It answers questions like:

How does the CPU fetch instructions?
How is memory connected?
How does data move?
How does the keyboard communicate?
How does a camera send image data?
How does the OS control hardware?

Computer Architecture vs Computer Organization

Many people confuse these.

Computer Architecture

Architecture tells what the computer does.

Examples: ARM, x86, RISC-V

It defines:

Instruction Set
Registers
Addressing modes
Instruction formats

Computer Organization

Organization tells how the architecture is implemented.

Examples: Cache size, Number of cores, Pipeline stages, Memory buses, Clock speed

Example

Architecture: CPU supports ADD instruction.
Organization: ADD instruction executes using ALU, Pipeline, Registers, Cache.

Architecture = Design | Organization = Implementation

2. Major Components

Keyboard

↓

SYSTEM BUS

↕

CPU

↕

RAM

↕

SSD/Flash

CPU

Brain of the computer.

Responsibilities: Execute instructions, Perform calculations, Make decisions, Control peripherals.
Without CPU: Nothing executes.

Memory

Stores: Programs, Variables, Stack, Heap.

Storage

Permanent. Examples: SSD, Flash, HDD.

Input Devices

Keyboard, Mouse, Camera, Microphone, Sensor.

Output Devices

Display, Printer, Speaker, Automotive display, Camera output.

System Bus

Bus is a highway. It transfers data between components:

CPU <------> RAM
CPU <------> SSD
CPU <------> GPU
CPU <------> Camera

There are three major buses:

Address Bus: Carries address. Example: Read memory 0x20004000. Address bus carries 0x20004000.
Data Bus: Carries actual data. Example: Read integer 100. Data bus transfers 100.
Control Bus: Carries control signals. Examples: READ, WRITE, INTERRUPT, CLOCK, RESET.

Data Flow Example

Suppose x = a + b

CPU asks RAM: Give me a

↓

RAM returns: 10

↓

CPU asks RAM: Give me b

↓

RAM returns: 20

↓

ALU performs: 10 + 20

↓

Result: 30

↓

CPU stores: 30 back to RAM

Complete Diagram

CPU
(Registers, ALU, CU)

↑

Address Bus

↓

RAM

↑

Data Bus

↓

SSD / Flash

Where Does Operating System Fit?

Application

↓

Operating System

↓

Drivers

↓

Hardware

Without OS: Applications would have to know Camera protocol, Disk protocol, Keyboard protocol, Display timing, and Memory management. The OS hides this complexity.

Embedded Example

Your experience makes this very concrete.

Camera Sensor

↓

ISP

↓

DDR Memory

↓

CPU

↓

Image Processing

↓

ADAS Algorithm

↓

Display

The OS is responsible for:

Allocating buffers in memory.
Scheduling image-processing tasks.
Handling camera interrupts.
Synchronizing multiple threads (e.g., image capture, processing, display).
Ensuring deadlines are met in an RTOS.

This is why OS knowledge is directly applicable to camera firmware and ADAS software.

Real-Life Analogy

Imagine a factory. The OS acts like the factory manager, coordinating work so different parts don't interfere with each other.

Factory	Computer
CEO	CPU
Workers	ALU
Warehouse	RAM
Filing cabinet	SSD/Flash
Conveyor belt	Bus
Factory manager	Operating System
Machines	Hardware peripherals

Why Is This Important?

Every OS concept builds on this foundation:

CPU Scheduling → Which process uses the CPU?
Memory Management → Where is data stored?
Virtual Memory → How are addresses translated?
Device Drivers → How do peripherals communicate?
Interrupts → How does hardware notify the CPU?

Without understanding computer organization, these topics feel disconnected.

Interview Questions

Beginner

What is Computer Organization?
Difference between Architecture and Organization?
What are the major components of a computer?
What is the purpose of the system bus?
What are the three types of buses?

Intermediate

Explain how the CPU reads data from RAM.
Why do modern CPUs use multiple buses?
How does the OS interact with hardware?
What is the difference between RAM and storage?
How is data transferred between CPU and memory?

Senior

Explain the complete execution path of a C statement like x = a + b.
What bottlenecks exist between CPU and memory?
Why is memory hierarchy necessary?
How does DMA change data flow?
How would you optimize memory access in a real-time embedded system?

Common Mistakes

Thinking architecture and organization are the same.
Assuming the CPU directly executes C code (it executes machine instructions).
Believing the CPU always accesses storage directly (data is typically loaded into RAM first).
Ignoring the role of buses in performance.

Summary

Computer organization explains how hardware components cooperate to execute programs. It introduces the CPU, memory, storage, buses, and the role of the operating system as the coordinator between software and hardware. Mastering this foundation makes later topics like caches, MMUs, interrupts, scheduling, and virtual memory much easier to understand.

Mini Quiz

Try answering these without looking back:

What is the difference between Computer Architecture and Computer Organization?
Name the three types of system buses and their roles.
In the expression x = a + b, where are a and b before the CPU uses them?
Why is RAM required if a program already exists on an SSD?
In an ADAS camera system, what responsibilities does the OS have during image processing?

Knowledge Check

Concept Mastery Assessment — Module 01

Verify your conceptual understanding with 12 targeted technical assessment questions. Instant feedback and explanations are provided for every choice.

Question 1 of 12

Which fundamental computer architecture model stores both program instructions and application data in the same physical memory space?

Explanation

The Von Neumann architecture features a unified memory address space that stores both program code and program data, sharing a single bus for transfers.

Question 2 of 12

What is the primary constraint known as the 'Von Neumann Bottleneck'?

Explanation

Because instructions and data must traverse the same shared system bus sequentially, memory transfer bandwidth severely limits CPU execution throughput.

Question 3 of 12

Which system bus is strictly unidirectional from the CPU toward peripheral and memory hardware under normal operation?

Explanation

The address bus is driven by the CPU (or DMA controller) to select specific memory or I/O addresses, flowing unidirectionally outward from the master.

Question 4 of 12

If an architecture features a 32-bit address bus, what is the maximum physical addressable memory space?

Explanation

A 32-bit address bus can address 2^32 distinct byte locations, equating to exactly 4,294,967,296 bytes or 4 GB.

Question 5 of 12

What type of computer architecture utilizes physically separated storage and signal pathways for instructions versus data?

Explanation

Harvard architecture employs independent memory banks and discrete buses for instructions and data, allowing concurrent instruction fetch and operand access.

Question 6 of 12

Which computer subsystem is responsible for directing the operation of the processor and coordinating other computer components?

Explanation

The Control Unit decodes instructions and orchestrates control signals to route data through the ALU, registers, and buses across machine cycles.

Question 7 of 12

Which principle describes the hardware design rule where smaller, faster memory components are placed closest to the CPU core?

Explanation

The memory hierarchy arranges storage by speed, capacity, and cost: registers -> L1/L2/L3 cache -> main memory (RAM) -> secondary storage (SSD/HDD).

Question 8 of 12

What happens during the 'Write-Back' phase of a classic processor machine cycle?

Explanation

In write-back (WB), the execution output or loaded memory operand is stored into the target architectural register specified by the instruction.

Question 9 of 12

What signal is transmitted across the control bus when the CPU demands data from a memory location?

Explanation

A MEMORY READ control line transition asserts that the device specified on the address bus should place its data onto the data bus.

Question 10 of 12

In little-endian byte ordering, how is the 32-bit hexadecimal word 0x12345678 stored across consecutive memory addresses starting at 0x1000?

Explanation

Little-endian stores the least significant byte (0x78) at the lowest memory address (0x1000), followed by 0x56, 0x34, and the MSB 0x12 at 0x1003.

Question 11 of 12

What hardware mechanism allows high-speed peripheral devices to transfer data directly to and from main memory without continuous CPU intervention?

Explanation

DMA controllers transfer entire data blocks directly between memory and peripherals, freeing the CPU to execute instructions in parallel.

Question 12 of 12

Which metric evaluates the average number of clock cycles required by a CPU core to execute a single machine instruction?

Explanation

CPI measures clock cycles per instruction, while IPC represents its reciprocal (Instructions Per Cycle).

← Syllabus

Course Index

Next Lesson →

CPU Architecture & Execution Model